shimun/esp32c3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

build: force riscv

Browse Source
This commit is contained in:
shimun 2024-07-03 14:51:42 +02:00
parent ab4305a2d3
commit 9c00466aef
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Cargo.toml
View File

@ -1,8 +1,11 @@
cargo-features = ["per-package-target"]
[package] [package]
name = "esp32c3" name = "esp32c3"
version = "0.1.0" version = "0.1.0"
edition = "2021" edition = "2021"
authors = [ "Marvin Drescher <m@sparv.in>" ] authors = [ "Marvin Drescher <m@sparv.in>" ]
forced-target = "riscv32imc-unknown-none-elf"
[[bin]] [[bin]]
name = "esp" name = "esp"